



No. 68-280

SATURN HISTORY DOCUMENT
University of Alabama Research Institute
History of Science & Technology Group
Date ----- Doc. No. -----



X 1.16

TEST PROCEDURE VALIDATION BY COMPUTER SIMULATION

by

ROBERT L. JAEGLY

Convair Division of
General Dynamics Corporation
Huntsville, Alabama

AIAA Paper
No. 68-280

AIAA 2nd Flight Test, Simulation and Support Conference

LOS ANGELES, CALIFORNIA/MARCH 25-27, 1968

First publication rights reserved by American Institute of Aeronautics and Astronautics, 1290 Avenue of the Americas, New York, N. Y. 10019.
Abstracts may be published without permission if credit is given to author and to AIAA. (Price: AIAA Member \$1.00. Nonmember \$1.50)

-- NOTES --

176

TEST PROCEDURE VALIDATION BY COMPUTER SIMULATION

Robert L. Jaegly
Convair Division of General Dynamics Corporation
Huntsville Operations
Huntsville, Alabama

Abstract

Digital computer simulation of the Saturn I Instrument Unit electrical networks was accomplished using the Discrete Network Simulation programs. The schematics were analyzed and a logic model prepared which consisted of a series of Boolean equations. The test procedures, which are written in the Acceptance, Test, or Launch Language (ATOLL), consist of a sequential set of computer instructions for the RCA 110A checkout computer to control the operation of the electrical networks. The procedures also contain the predicted results for each operation. The driving functions for the simulation of the model are generated from the ATOLL test tape by the Input Generator Program. The time sequenced operation of the networks is indicated by the output from the simulation program in addition to the number of times each component in the system changes state. The results of the simulation are compared to the test procedure predictions on the ATOLL tape by the Comparator Program and any differences are listed. The Comparator Program also lists any component which did not change state at least once.

An acceptance or checkout procedure is basically an operational sequence to demonstrate that a system or subsystem operates according to its design specifications. However, the procedure itself must first be verified that it activates the hardware in the intended manner.

To accomplish verification of the checkout procedure manually is both time consuming and tedious. The Convair division has developed a fast and accurate technique that does not require the use of a test vehicle or checkout equipment. This technique has been developed for verifying the test procedures used for the checkout of the Saturn IB space vehicle Instrument Unit at the George C. Marshall Space Flight Center of the National Aeronautics and Space Administration. The total concept utilizes a set of computer programs called, Discrete Network Simulation (DNS), developed by the Convair division of General Dynamics. This methodology is particularly applicable to systems having operations that can be defined as a series of discrete events.

The Instrument Unit, or the so-called 'brains' of Saturn V - Apollo Launch Vehicle, is a cylindrical, pressurized structure located forward of the upper S-IVB stage compartment. This unit houses the vehicle electronics intelligence systems and components, with each component or group of components provided with a separately controlled environment as required. The equipment located within the Instrument Unit includes the guidance and control components, a portion of the tracking equipment, and the associated networks. Antennas are mounted on the outer surface of the Instrument Unit skin. The Apollo payload is connected to the forward end of the Instrument Unit and the landing gear of the lunar excursion module extends through this unit.

A block diagram of the checkout system for the Instrument Unit is shown in Figure 1. The controlling element during automated systems testing is the RCA 110A ground computer system. This computer system is a single address, stored program, random access general purpose digital computer containing a 32K core memory and a 32K drum. Peripheral devices include five magnetic tape stations, a line printer, card reader, card punch, and a paper tape reader/punch. A major advantage of this computer system is its extensive input/output capability. Six Input/Output Data Channels (IO) control data buffering and permit information transfer simultaneous with program execution.




Figure 1. Block Diagram Saturn Instrument Unit Checkout System

Program control during automated testing is exercised by an Executive Checkout Monitor Program which controls the execution of test programs, allows limited on-line modifications to the programs and produces records of test actions and results. During test execution, the system provides numerous options to the test conductor. Test procedures are arranged by block, step, and sub-step. Blocks within a procedure will generally stand alone; that is, the system condition upon completion of the block is the same as it was prior to initiation of the block. Thus, within some procedures, testing may skip about from block to block, allowing a greater flexibility of testing operations. Test steps will usually perform some single operation. Within each step may be various sub-steps to initiate command, delay to allow stabilization, and scan all responses.

The test procedures which will be verified are actually part of the system programs as shown in Figure 1. These procedures are primarily used for the checkout of the Electrical Networks on the Instrument Unit. A special language developed by the Marshall Space Flight Center is used in their preparation. This is the Acceptance, Test or Launch Language (ATOLL) and the general methods for developing test procedures using ATOLL are shown in Figure 2.

The test procedure is prepared by test engineers on the ATOLL work sheet, the information is keypunched onto cards and loaded into the support computer with the ATOLL translator program. The support computer produces an ATOLL test procedure listing and the test information on magnetic tape. The information on the magnetic tape and the printed procedure is identical. It is this procedure which will be validated by using a computer simulation which is completely off line and independent of either the system hardware or the checkout computer.

Figure 3 is a typical page from the ATOLL test procedure for the Emergency Detection System on the Saturn Instrument Unit. This procedure is translated by the ATOLL translator compiler directly into a machine language that drives the checkout computer. The DISO operator is used by the procedure to turn on or off the discrete outs, or command signals from computer




Figure 2. ATOLL Test Procedure Preparation

system, to the ESE or Instrument Unit. Thus, in Step 385, the DISO 1 instructs the computer to turn on discrete out number 163, which is the "command pad abort request".

The computer utilizes two discrete value tables to continuously monitor the status of the system. In these tables each indicator in this system has a pre-defined address according to its number. The first table is the discrete input (DI) prediction table, which contains what the predicted status of each indicator should be at any point in the procedure. The other table is the actual discrete input table and contains the most recent value of each discrete indicator connected to the computer system.

The DISI command is used to update and modify the status of the DI prediction table. In Step 385, Sub-step 5, the DISI command instructs the computer to change the values in the prediction tables for number 115 and 116 from zero to one. These indicators are the Abort Request A, and Abort Request B, respectively.

The scan operator compares the values of the DI prediction table to the status of the actual indicators connected to this system. For any of the indicators in this system, a discrepancy between these two tables will cause an immediate halt in the procedure operation and revert to a semi-automatic mode of operation. Thus, while any single command to the electrical support equipment may only affect one or two indicators in this system, 1078 indicators that could be connected to the computer are checked each time the scan operator is used. Therefore, any unpredicted effect of the input will be observed.

Test procedure verification using the General Dynamics Convair division Discrete Network Simulation Program is diagrammatically shown in Figure 4. Using the schematics of the Instrument Unit and its associated electrical support equipment a logic model of the electrical networks is constructed. From the test procedure tape the commands to the stage and the electrical support equipment are abstracted and these, together with the model, make up the input to the General Dynamics Convair division Discrete Network Simulation Program.

The simulation program produces a time oriented history of the normal sequence of operation of the elec-

STEP NUMBER	STEP	SUBSTEP	TITLE				TIME	VARIABLE	REMARKS
			NAME	ADDRESS	UNIT	VALUE			
	38	SCAN				250			
0303	00	DISC 1					DISO163	CHD. PAD ABORT REQUEST	
	05	DISC 1					DISO115,DISO116	ABORT REQUEST A INB	
								ABORT REQUEST B INB	
	10	SCAN							
0390	00	DISC 1					DISO104	EDS BUS - 1 CHD. OFF	
	05	DISC 1					DISO121	AUTO ABORT NO 1 INB	
	10	DISC 0					DISO115	ABORT REQUEST A INB	
	15	SCAN				250			
0395	00	DISC 0					DISO104	EDS BUS - 1 CHD. OFF	
	05	DISC 0					DISO121	AUTO ABORT NO 1 INB	
	10	DISC 1					DISO115	ABORT REQUEST A INB	
	15	SCAN				250			
0400	00	DISC 1					DISO104	EDS BUS - 3 CHD. OFF	
	05	DISC 1					DISO123	AUTO ABORT NO 3 INB	

Figure 3. ATOLL Test Procedure Listing

trical networks. The complete history of the normal network operation is used to validate the accuracy of the





Figure 4. Test Procedure Verification by Discrete Network Simulation

logic model. However, the checkout computer can only evaluate the results of inputs it has supplied in terms of discrete indicators -- DI's that are connected from this network back to the computer. Therefore, an edited version of the simulation history is produced which shows only the commands -- or discrete outputs -- from the computer and the results (DI's) that are transmitted back to the computer.

The test procedure tape, in addition to the command functions, normally contains the predicted results for the procedure. These predicted results are abstracted from the test procedure tape and compared to the results of the discrete network simulation by a comparator program. Differences between predicted results in the test procedure and results of the simulation are printed out for each step and substep of the test procedure.

ESE SHEET 53

IU STAGE SHEET 18



OFF = 0
ON = 1
* = AND
+ = OR
/ = NOT

$53K13 = DO87 * 6D110.$
 $18K4 = /53K13 * 6D110.$
 $53K15 = 18K4 * 6D110.$
 $DI71 = /53K15 * 6D110.$

Figure 5. Logic Equations for DNS Model

Since the system simulation is for one specific purpose, certain assumptions can be made that materially reduce the size and complexity of the model. When the model is used for test procedure validation, it can be assumed that the hardware will function exactly as it was designed and documented on the schematics. Only those components that could actually change state under command of the checkout computer need be represented in the equations which describe the system. It is assumed that the contacts and coils of relays operate as a single unit, diodes do not become open circuits, and fuses do not burn out. The number of connectors in a circuit has no particular significance for this type of analysis. Since equations in the model and the resulting simulation will, in all probability, be used by relatively few people to validate accuracy of the simulation; the individual components in the model do not require a unique identity for the benefit of personnel not directly connected with the actual simulation. Therefore, a shorthand type nomenclature for system descriptions is used to reduce the model construction time.

Figure 5 shows the relationship between the electrical schematics and the equations which were constructed to represent the system. Indicators connected to the computer and command relays or DO's from the computer were identified by their computer number as indicated on the actual schematic, i.e., DI 71 and DO 87. Each component in the model is designated by the sheet number of the schematic on which they appear and the reference designator on that particular sheet, thus the relay in the ESE becomes 53K13 or 53K15 and the relay on the IU becomes 18K4.

Using logic equations, $K13=1$ when $DO87=1$ and the power is on. $K4=0$ if $K13=1$, $K15=0$ when $K4=0$ and $DI71=1$ when $K15=0$. In this manner, the complete electrical networks of the Instrument Unit and its associated ESE can be described.

Discrete Inputs (DI)	458
Discrete Outputs (DO)	283
RELAYS	900
NODES	41
FUSES	83
CABLES	48
BUSES	42
Switch Selector Channels	112
MISC.	358
TOTAL VARIABLES	2325
EQUATIONS IN MODEL	1752

Figure 6. Model of Instrument Unit Network

Figure 6 constitutes a summary of items included in the model of the Instrument Unit and its electrical support equipment to validate the electrical networks test procedure. This system was described with 2325 variables using 1752 equations.

turned on or off 130 times during this procedure. Each count represents a half cycle which is due to that element being turned on or off. If the figure in this counter happens to be an odd number (such as the occasion for item 163 relay A5K13) it indicates that this relay is left in the opposite state at the end of the procedure compared to what it was at the beginning of the procedure.

```

D05 TEST PROCEDURE VERIFICATION          PAGE 270
+-----+-----+-----+
+  STEP NO  CY1000
INPUT 010215          0 1          0.725
EN CLR 010290         1 4          0.830
EN CLR 010253         1 6          0.910
EN CLR 010254         1 5          0.810
EN CLR 010255         1 14         0.830
EN CLR 010244         1 13         0.910
EN CLR 010219         1 2          0.810
VATER 010218         1 11         0.810
EN CLR 010205         1 10         0.830
EN CLR 010206         1 9          0.810
EN CLR 010236         1 8          0.835
EN CLR 010237         1 7          0.835
EN CLR 010217         1 5          0.835
EN CLR 010221         1 4          0.840
EN CLR 010222         1 3          0.840
EN CLR 010223         1 2          0.840
+-----+-----+-----+
TR BR NET: 51 EVENTS IN CASE 177.

```

Figure 8. Edited Simulation History Printout

From these examples it can be seen that considerable information about the affect of a given test procedure upon the hardware or system under analysis can be deduced by careful evaluation of results of the system simulation -- provided a carefully prepared model is used.

```

D05 TEST PROCEDURE VERIFICATION
149 00255649          + 0.          110
150 00255670          + 0.          134
151 00255671          + 0.          112
152 00255678         + 0.          0
153 00255678         + 0.          0
154 00255640          + 1.          0
155 00255642          + 1.          0
156 00255642          + 1.          0
157 00255659         + 1.          0
158 00255655         + 1.          0
159 00255668         + 1.          0
160 00255665         + 0.          4
161 00255611         + 0.          8
162 00255612         + 0.          8
163 00255613         + 1.          7
164 00255614         + 0.          8
165 00255621         + 0.          10
166 00255622         + 0.          10
167 00255623         + 1.          11
168 00255624         + 0.          12
169 00255631         + 0.          4
170 00255632         + 0.          4
171 00255633         + 0.          4
172 00255634         + 0.          4
173 00255637         + 1.          69
174 00255684         + 0.          91
175 00255615         + 0.          8
176 00255616         + 1.          9
177 00255617         + 0.          10
178 00255618         + 0.          10
179 00255625         + 0.          12
180 00255626         + 1.          13
181 00255627         + 0.          14
182 00255628         + 0.          14
183 00255635         + 0.          4
184 00255636         + 0.          4
185 00255637         + 0.          4
186 00255638         + 0.          4

```

Figure 9. State List from Discrete Network Simulation

Discrete Network Simulation versus ATOLL Test Procedure Comparison

A typical printout from the ATOLL test procedure comparator program is shown in Figure 10 and presents examples of the information displayed about the procedure by this comparison. At steps 20, 40, and 150, it is indicated that the procedure contains a 'TEST' operator which gives the procedure the option of branching to a specified step and substep rather than following the normal numerical sequence (depending upon the status of a specified DI at that step in the procedure). In this application, the model contains only the elements that represent actual hardware components and the test procedure represents the driving functions for the model. When the driving functions for the model are extracted

from the test procedure tape, the procedure is assumed to run in a normal sequence with no branching. In the case that branching occurs in accordance with the status of the system, then the results of this comparison would be invalidated. This eventuality is printed out in the comparator program as a warning.

At step 160 the ATOLL program is checking the status of the discretes DI 233 and 226 which were not included in the simulation model, probably because they are connected to some system outside the scope of the existing simulation.

At step 170 the simulation model indicates a change of state for DI 267 that was not predicted in the ATOLL procedure. This could be due to an oversight during the preparation of the test procedure or because the procedure writer did not consider the change of state of this indicator at this step to have any particular significance.

In step 180, the test procedure predicted that the three discretes 263, 264, and 273 would come on at this point. Since they did not come on in the simulation a discrepancy exists between the simulation and the procedure. In this case, it could be due to an error in the procedure, an error in the schematic drawings, or an error in the preparation of the logic model. Therefore, additional investigation and analysis is required to resolve the cause of the discrepancy.

As a part of the comparator program output, the state list at the end of the simulation is analyzed and all those components which have not been activated at least once in the test procedure are listed at the end of the comparator output. From this list it can be seen at a glance how much of the system has been exercised by a given procedure.

```

DISCRETE NETWORK SIMULATION VS ATOLL TEST PROCEDURE COMPARISON
IRM TEST PROCEDURE IDA1003

STEP 0020 SUBSTEP 00
NRTE - TEST AT STEP 0020 SUBSTEP 15 CAN BRANCH TR 002025

STEP 0040 SUBSTEP 00
NRTE - TEST AT STEP 0040 SUBSTEP 05 CAN BRANCH TR 004010
NRTE - TEST AT STEP 0040 SUBSTEP 08 CAN BRANCH TR 004092
ATOLL DISCRETF IN NRT IN SIMULATION
D10504 = 1.

STEP 0150 SUBSTEP 00
NRTE - TEST AT STEP 0155 SUBSTEP 00 CAN BRANCH TR 017000

STEP 0160 SUBSTEP 00
NRTE - ATOLL DISCRETE IS NRT IN DNS MODEL
D10233
D10226

STEP 0170 SUBSTEP 00
DNS DISCRETE IN NRT IN ATOLL
D10267 = 1.

STEP 0180 SUBSTEP 00
ATOLL DISCRETE IN NRT IN SIMULATION
D10263 = 1.
D10264 = 1.
D10273 = 1.

STEP 0190 SUBSTEP 00

```

Figure 10. DNS Comparator Printout

Thus, by the use of Discrete Network Simulation a detailed analysis of the interface between the hardware system and the test procedure can be conducted. The analysis will show to what degree a test procedure will exercise a system and also to what level the system will be exercised. It can also indicate that the specified inputs will not activate the hardware system the way that the procedure writer anticipated.

In addition, the simulation will indicate any errors in the schematic drawings of the electrical networks or (if the schematic drawings are drawn correctly) that the hardware system does not respond in the manner that was intended. In the past, this type of analysis has been conducted manually by tracing through drawings to ascertain the affect of each input specified in the procedure to see what effects they have on the system using this methodology. A detailed analysis of test procedures can be performed with considerable savings in manhours and with an accuracy and depth of analysis not previously possible using manual analytical methods.

Acknowledgement

The application of the Discrete Network Simulation programs to Test Procedure Validation represents a General Dynamics Convair group effort. The author would like to express his appreciation to the following individuals for their support and contributions to this study.

J. H. Newton, NASA, MSFC
W. Finnell, NASA, MSFC

A. R. Stone
J. W. Barnes
T. C. Larson
R. D. Ritchey

The study reported in this paper was performed in support of the Marshall Space Flight Center, Quality and Reliability Assurance Laboratory under NASA Contract NAS8-21102.